Filter
Top Products
TDM Bus Configurations
48 Interphase Corporation
Switched Mode
In this mode, PA(7) = SWMODE_N = 0 and PA(0) = COMCLK_N = 1.
In switched mode, the QuadFALC multiplexed TDM bus is tied to the first TDM bus on
P4. The second TDM bus on P4 is tied to the MPC8260. The TDM busses clock and frame
synchronization signals are provided by connector P4. In NT mode, the QuadFALC can
synchronize on an external network reference clock provided on P4.
Figure 1-15, Figure 1-16 and Figure 1-17 show the specific implementation of this mode.
Grey lines indicate unused connections.
Table 1-32. TDM and Synchronization Signals in Switched Mode
2XWSXW ,QSXWV 'HVFULSWLRQ
5'2B
4XDG)$/&
',+ 0EVUHFHLYHGGDWDIURPWKHIRXU(7OLQHVDQGVHQWWR
WKHILUVW37'0EXV7KH4XDG)$/&V\VWHPLQWHUIDFHLVLQ
PXOWLSOH[PRGH
'2+3 ;',B 0EVWUDQVPLWGDWDIRUWKHIRXU(7OLQHVIURPWKHILUVW
37'0EXV4XDG)$/&V\VWHPLQWHUIDFHLVLQPXOWLSOH[
PRGH
7'0DB7;&30 ',+ 0EVWUDQVPLWGDWDIURPWKH&307'0DEXVWRWKH
VHFRQG37'0EXV
'2+3 7'0DB5; 0EVUHFHLYHGGDWDIURPWKHVHFRQG37'0EXVWRWKH
&307'0DEXV
)62+3 7'0DB/56<1&
53$
;3$
.+]IUDPHV\QFKURQL]DWLRQSXOVHSURYLGHGE\3IRUERWK
7'0EXVVHV53$LQSXWLVFRQILJXUHGDV6<35
DQGXVHG
IRUWKH5HFHLYH)UDPH6\QFKURQRXV3XOVH&05,563
;3$LVFRQILJXUHGDV6<3;
DQGXVHGIRUWKH7UDQVPLW
)UDPH6\QFKURQRXV3XOVH&05,;63 7'0D
UHFHLYHDQGWUDQVPLWFORFNVDUHFRPPRQ6,$05&57
,Q/7PRGH)62+VKRXOGEHH[WHUQDOO\V\QFKURQL]HGWRWKH
OLQHVUK\WKP
&.2+3 7'0DB/5&/.
6&/.5
6&/.;
0+]FORFNSURYLGHGE\3IRUERWK7'0EXVVHV
6&/.5LQSXWLVXVHGIRUWKH5HFHLYH6\VWHP&ORFN
&05,56& 6&/.;LQSXWLVXVHGIRUWKH7UDQVPLW
6\VWHP&ORFN&05,;6& DQGSURYLGHVWKHWUDQVPLW
UK\WKPWRWKH'&2;FLUFXLWV7'0DUHFHLYHDQGWUDQVPLW
FORFNVDUHFRPPRQ6,$05&57
,Q/7PRGH&.2+VKRXOGEHH[WHUQDOO\V\QFKURQL]HGWRWKH
OLQHVUK\WKP
,Q17PRGH&.2+SURYLGHVWKHOLQHUK\WKPWRWKH'&2;
FLUFXLWYLD6&/.;
)6&
4XDG)$/&
)6,+ .+]V\QFKURQL]DWLRQSXOVHJHQHUDWHGE\WKHLQWHUQDO
'&25V\QFKURQL]HGWRWKHOLQHVDQGSURYLGHGWR3
5&/.
4XDG)$/&
&.,+ 'HMLWWHUHGFORFNJHQHUDWHGE\WKHLQWHUQDO'&25FLUFXLW
V\QFKURQL]HGWRWKHOLQHVDQGSURYLGHGWR3