Interphase Tech 4538 MP3 Player User Manual


 
The PCI Bridge
14 Interphase Corporation
The PowerSpan internal register set can be split into six different functional groups:
PCI configuration registers (these registers, defined by the PCI specification, can
be accessed in the standard PCI configuration space or in the local PowerSpan
internal registers space)
PCI registers
Processor bus registers
DMA registers
Miscellaneous registers (Mailboxes, Doorbells, Interrupts, Semaphores)
I²O messaging registers
The details of the PowerSpan registers can be found by consulting the PowerSpan data
sheet available in the Tundra Web site.
PowerSpan PCI Configuration Registers
As defined by the PCI specification, the communications controller has a unique 256-byte
memory space, called configuration space, that maps all the PCI configuration registers.
Access to this area is done through CompactPCI Configuration Read and PCI
Configuration Write cycles.
Table 1-15. PCI Configuration Registers
Register Size
PCI cfg
Address
Local
Offset Description
3&,,'5  [ [ 9HQGRUDQG'HYLFH,GHQWLILFDWLRQ
3&,&5  [ [ 3&,&RPPDQG
3&,65  [ [ 3&,6WDWXV
3&,5(9 [ [% 5HYLVLRQ,GHQWLILFDWLRQ
3&,&&5  [ [ &ODVV&RGH
3&,&/65 [& [) &DFKH/LQH6L]H
3&,/75 [' [( 0DVWHU/DWHQF\7LPHU
3&,+75 [( [' +HDGHU7\SH
3&,%,675 [) [& %XLOWLQ6HOI7HVW
3&,%$5  [ [ ,ð2UHJLVWHUVEDVHDGGUHVV
3&,%$5  [ [ 3RZHU6SDQLQWHUQDOUHJLVWHUVEDVHDGGUHVV
3&,%$5  [ [ 3&,WR/RFDO:LQGRZ3&,EDVHDGGUHVV
3&,%$5  [& [& 3&,WR/RFDO:LQGRZ3&,EDVHDGGUHVV
3&,%$5  [ [ 3&,WR/RFDO:LQGRZ3&,EDVHDGGUHVV
3&,%$5  [ [ 3&,WR/RFDO:LQGRZ3&,EDVHDGGUHVV
3&,69,'  [& [( 6XEV\VWHP9HQGRU,'