![](https://pdfstore-manualsonline.prod.a.ki/pdfasset/b/2c/b2c8816c-a277-4a2e-872a-0aab8363d452/b2c8816c-a277-4a2e-872a-0aab8363d452-bg22.png)
Page 28 Epson Research and Development
Vancouver Design Center
S1D13504 Hardware Functional Specification
X19A-A-002-18 Issue Date: 01/01/30
5.4.5 CRT and External RAMDAC Interface
Table 5-5: CRT and RAMDAC
Interface Pin Descriptions
Pin Name Type
Pin #
Driver
Reset = 0
Value
Description
F00A
F01A
F02A
DACRD# IO 84 94 C/TS1
Hi-Z /
Output 1
1
This pin has multiple functions.
• Read signal for external RAMDAC support.
• General Purpose IO (GPIO4).
See Table 5-11: “LCD, CRT, RAMDAC Interface Pin
Mapping,” on page 33.
DACWR# IO 99 113 C/TS1
Hi-Z /
Output 1
1
This pin has multiple functions.
• Write signal for external RAMDAC support.
• General Purpose IO (GPIO7).
See Table 5-11: “LCD, CRT, RAMDAC Interface Pin
Mapping,” on page 33.
DACRS1 IO 101 115 C/TS1
Hi-Z /
Output 0
1
This pin has multiple functions.
• Register Select bit 1 for external RAMDAC support.
• General Purpose IO (GPIO9).
See Table 5-11: “LCD, CRT, RAMDAC Interface Pin
Mapping,” on page 33.
DACRS0 IO 100 114 C/TS1
Hi-Z /
Output 0
1
This pin has multiple functions.
• Register Select bit 0 for external RAMDAC support.
• General Purpose IO (GPIO8).
See Table 5-11: “LCD, CRT, RAMDAC Interface Pin
Mapping,” on page 33.
DACP0 IO 98 112 C/CN3
Hi-Z /
Output 0
1
This pin has multiple functions.
• Pixel Data bit 0 for external RAMDAC support.
• General Purpose IO (GPIO6).
See Table 5-11: “LCD, CRT, RAMDAC Interface Pin
Mapping,” on page 33.